<rt id="eqeyq"><delect id="eqeyq"></delect></rt><rt id="eqeyq"><tr id="eqeyq"></tr></rt>
  • <rt id="eqeyq"></rt><abbr id="eqeyq"></abbr>
    <button id="eqeyq"><input id="eqeyq"></input></button>
    <bdo id="eqeyq"></bdo>
    <table id="eqeyq"></table>
    好獵頭網-中高級人才獵頭網站!服務熱線:400-1801-668 好獵頭   |   登錄 注冊
    首頁 > 人才求職

    Senior Analog IC Design Engine

    刷新時間:2023-11-27

    北京地太科特電子

    20-26萬

    北京市 | 大專 | 3-5年

    基本信息
    工作地點:北京市 所屬部門:R&D
    職位類別:版圖/電路設計 招聘人數:1 人
    匯報對象:無
    職位描述

    KNOWLEDGE / SKILLS / EXPERIENCE:
    Essential
    ?Deeply understanding all kinds of analog circuit design and analysis, such as amplifier, comparator, reference resource. Having experience with digital-to-analog converter and analog-to-digital converters.
    ?Having several times full mixed-signal design flow experience including design, testing and ramp-up.
    ?Deep understanding signal processing and analysis methods. Familiar using matlab /verilogA to model non-ideal parameters and build correction algorithm.
    ?Familiar with various EDA tools especially Cadence IC/MMSIM and Mentor Graphics Calibre, simulation method of different circuit performances and physical layout skills.
    ?Familiar with the characteristics of the CMOS image sensors.

    Desirable
    ?Deeply understanding various instruments, such as oscilloscope, signal generator, to uate the performances of mixed-signal circuit
    ?Familiar with basic digital circuits and design flow. Be able to convert the correction algorithm to Verilog code.
    ?Experience with electronic system design will be a plus.
    ?Experience with image sensor processing circuit design will be a plus.
    ?Good written and verbal communication skills in English.




    Purpose: SiPM Readout IC Feasibility study
    Tasks:
    TDC(Time-to-digital Converter) study
    TDC and Preamplifier system modeling
    Requirements:
    Major: EE/ME or CS
    Degree: MS and above, 211 universities only.
    English Level: CET-6 and above
    Professional Skills:
    1. Familiar with basic analog and digital circuit design.
    2. Familiar with Verilog HDL and digital circuit design flow.
    3. Basic signal processing knowledge.





    崗位要求:
    學歷要求:大專 工作經驗:3-5年
    年齡要求:不限 性別要求:不限
    語言要求:普通話 專業要求:不限
    企業信息
    公司性質:其它 公司規模:100-499人
    所屬行業:電子/半導體/集成電路
    企業介紹

    http://www.deetee.com

    企業信息

    北京地太科特電子

    電子/半導體/集成電路

    100-499人

    其它

    北京市朝陽區望京科技園利澤中園A座4層

    該企業其它職位更多>
    推薦企業
    二維碼
    微信掃一掃
    用手機分享職位信息
    北京市最新發布職位
    主站蜘蛛池模板: 南澳县| 临夏县| 潼关县| 元谋县| 乐平市| 芦山县| 铜梁县| 甘洛县| 霞浦县| 衡水市| 南川市| 江阴市| 黔东| 大丰市| 洱源县| 奇台县| 黄梅县| 永新县| 巧家县| 日喀则市| 旅游| 贵南县| 增城市| 德化县| 洞头县| 张家口市| 富平县| 曲水县| 灌南县| 织金县| 舞阳县| 乌兰县| 原阳县| 宜都市| 阿拉善左旗| 互助| 枣强县| 建平县| 沭阳县| 隆化县| 靖西县|